

Home | Login | Logour | Access information | Alt

Search I	Resuit	5
----------	--------	---

Search Resu	its			erows	Æ	SEARCH!	IEEE XPLORE GUID	E ·
Your search	((((((reconfig*, configur*) <and> (matched 46 of 438 documents.) of 100 results are displayed, 25 to a</and>							⊠ e-mail
» Search Opt	ions	Modify	y Se:	arch				
View Session	History	((((((r	econf	ig*, configur*) <and></and>	(pipe*)) <in>metac</in>	data)) <and>(different</and>	or distinct ≤	}
New Search				k to search only with				
» Key		Displa	y Fo	rmat: 🌘	Citation (Citation & Abstra	act	
KENERI JINI.	IEEE Journal or Magazine	∠ vie	w s	elected items	Select All D	eselect All		
IEE JNL	IEE Journal or Magazine	+	<u> </u>	,				
BESS ONF	IEEE Conference Proceeding		1.	The flexibility of o	onfigurable co	mputing		
IEE CNF	IEE Conference Proceeding	. *		Villasenor, J.; Huto Signal Processing				
iese syd	IEEE Standard			Volume 15, Issue Digital Object Ident	5, Sept. 1998 P	age(s):67 - 84		
	<i>:</i>			AbstractPlus Full Rights and Permis	Text: <u>PDF(</u> 5100			
			2.	A VLIW processo Lodi, A.; Toma, M. Solid-State Circuits Volume 38, Issue Digital Object Ident AbstractPlus Refs Rights and Permiss	; Campi, F.; Cap s. IEEE Journal s 11, Nov. 2003 F tifier 10.1109/JS erences Full Te	pelli, A., Canegallo gf Page(s):1876 - 188 SC.2003.818292	6	ions
		C	3.	Implementing an Ebeling, C.; Fisher Computers, IEEE. Volume 53, Issue Digital Object Ident AbstractPlus References	, C.; Guanbin Xi Transactions on 11, Nov. 2004 F tifier 10.1109/TC erences Full Te	ng; Manyuan Shen Page(s):1436 - 144 0:2004.98	8	
	•	n	4.	Zipf, P.; Stotzler, C	D.; Glesner, M.; edings !EEE Co age(s):266 - 267 Text: <u>PDF(</u> 214 k	mputer society And	d ASIC and configurable ar nual Symposium on	chitecture
			5.	Campi, F.; Cappell	ii, A.; Guerrieri, F outed Processing age(s):8 pp.	R.; Lodi, A.; Toma, 1.Symposium, 2003	vare development environn M.; La Rosa, A.; Lavagno, L.; B. Proceedings. International	

AbstractPlus | Full Text: PDF(267 KB) | ISSEE CMF

Rights and Permissions

6.	A methodical approach for stream-oriented configurable signal processing Swanchara, S., Athanas, P.; System Sciences, 1999. HICSS-32. Proceedings of the 32nd Annual Hawaii International Conferen Volume Track3, 5-8 Jan. 1999 Page(s):6 pp. Digital Object Identifier 10.1109/HICSS.1999.772884 AbstractPlus Full Text: PDF(56 KB) IEEE CNF Rights and Permissions
7.	A programmable digital neuro-processor design with dynamically reconfigurable pipeline/ps Young-Jin Jang; Chan-Ho Park; Hyon-Soo Lee; Parallel and Distributed Systems, 1998. Proceedings., 1998 International Conference on 14-16 Dec. 1998 Page(s):18 - 24 Digital Object Identifier 10.1109/ICPADS.1998.741014 AbstractPlus Full Text: PDE(1016 KB)
	Rights and Permissions
8.	An ATM application specific integrated processor Harasawa, A.; Kaganoi, T.; Kanoh, T.; Nishizaki, H.; Suzuki, M.; Tomizawa, H.; Shindou, T.; <u>Custom Integrated Circuits Conference, 1997.</u> Proceedings of the IEEE 1997 5-8 May 1997 Page(s):445 - 448 Digital Object Identifier 10.1109/CICC.1997.606663 <u>AbstractPlus</u> Full Text: <u>PDE(468 KB)</u> III EXT. CNIF <u>Rights and Permissions</u>
9.	Streaming processors for next-generation mobile imaging applications Chai, S.M.; Chiricescu, S.; Essick, R.; Lucas, B.; May, P.; Moat, K.; Norris, J.M.; Schuette, M.; Lope Communications Magazine. IEEE Volume 43, Issue 12, Dec. 2005 Page(s):81 - 89 Digital Object Identifier 10.1109/MCOM.2005.1561924 AbstractPlus Full Text: PDE(276 KB)
10	. Code size reduction in heterogeneous-connectivity-based DSPs using instruction set extensed Biswas, P.; Dutt, N.D.; Computers. IEEE Transactions on Volume 54, Issue 10, Oct 2005 Page(s):1216 - 1226 Digital Object Identifier 10.1109/TC.2005.157 AbstractPlus Full Text: PDE(1152 KB) IEEE JNL Rights and Permissions
11	Resynchronization for multiprocessor DSP systems Bhattacharyya, S.S.; Sriram, S.; Lee, E.A.; Circuits and Systems I: Fundamental Theory and Applications. IEEE Transactions on [see also Circuits and Systems II. Fundamental Theory and Applications. IEEE Transactions on [see also Circuits and Papers. IEEE Transactions on] Volume 47, Issue 11, Nov. 2000 Page(s):1597 - 1609 Digital Object Identifier 10.1109/81.895327 AbstractPlus References Full Text: PDE(264 KB) IEEE JNL Rights and Permissions
12	Reconfigurable parallel inner product processor architectures Rong Lin; Very Large Scale Integration (VLSI) Systems. IEEE Transactions on Volume 9, Issue 2, April 2001 Page(s):261 - 272 Digital Object Identifier 10.1109/92.924037 AbstractPlus References Full Text: PDE(340 KB) :EEE JNL Rights and Permissions

****	42 FROA weak-towing of a RICO was a second of a make added a mulications
	13. FPGA prototyping of a RISC processor core for embedded applications
	Gschwind, M.; Salapura, V.; Maurer, D.; Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
	Volume 9, Issue 2, April 2001 Page(s):241 - 250
	Digital Object Identifier 10.1109/92.924027
	AbstractPlus References Full Text: PDF(436 KB) IEEE JNI. Rights and Permissions
	14. A reconfigurable multilevel parallel texture cache memory with 75-GB/s parallel cache replai
\$3	Se-Jeong Park; Jeong-Su Kim; Ramchan Woo; Se-Joong Lee; Kang-Min Lee; Tae-Hum Yang; Jin-
	Yoo;
	Solid-State Circuits, IEEE Journal of
	Volume 37, Issue 5, May 2002 Page(s):612 - 623
	Digital Object Identifier 10.1109/4.997855
	AbstractPlus References Full Text: PDE(484 KB) : SES JNL
	Rights and Permissions
	15. Optimization of scannable latches for low energy
53	Zyuban, V.;
	Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
	Volume 11, Issue 5, Oct. 2003 Page(s):778 - 788
	Digital Object Identifier 10.1109/TVLSI.2003.814322
	AbstractPlus References Full Text: PDF (903 KB) เลือส มหน
	Rights and Permissions
	16. Programmable stream processors
₹:	Kapasi, U.J.; Rixner, S.; Dafly, W.J.; Khailany, B.; Jung Ho Ahn; Mattson, P.; Owens, J.D.;
	Computer
•	Volume 36, Issue 8, Aug. 2003 Page(s):54 - 62
	Digital Object Identifier 10.1109/MC.2003.1220582
	AbstractPlus References Full Text: PDF(564 KB) : 프로프 JNL
	Rights and Permissions
	17. PITIA: an FPGA for throughput-intensive applications
*****	Singh, A.; Mukherjee, A.; Macchiarulo, L.; Marek-Sadowska, M.;
	Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
	Volume 11, Issue 3, June 2003 Page(s):354 - 363
	Digital Object Identifier 10.1109/TVLSI.2003.810780
	AbstractPlus References Full Text: PDE(640 KB) IEEE JNL
	Rights and Permissions
	18. XDSPCORE: a compiler-based configurable digital signal processor
\$	Krall, A.; Pryanishnikov, I.; Hirnschrott, U.; Panis, C.;
	Micro, IEEE
	Volume 24, Issue 4, July-Aug. 2004 Page(s):67 - 78
	Digital Object Identifier 10.1109/MM.2004.40
	AbstractPlus References Full Text: PDF(184 KB) SERIE JNS.
	Rights and Permissions
	19. A method for designing high-radix multiplier-based processing units for multimedia applical
₹:	Guevorkian, D.; Launiainen, A.; Lappalainen, V.; Liuha, P.; Punkka, K.;
	Circuits and Systems for Video Technology, IEEE Transactions on
	Volume 15, Issue 5, May 2005 Page(s):716 - 725
•	Digital Object Identifier 10.1109/TCSVT.2005.846436
	AbstractPlus References Full Text: PDE(1144 KB) REFER UNI.
	Rights and Permissions
	,
.	20.

	IC convolvers Gudvangen, S.; Holt, A.G.J.; <u>Circuits. Devices and Systems. IEE Proceedings G</u> Volume 137, Issue 5, Oct. 1990 Page(s):373 - 389 <u>AbstractPlus Full Text: PDF(</u> 976 KB) IIII JANI.
	21. Design and Implementation of an Embedded Microprocessor Compatible with IL Language & Norm IEC 61131-3 Carrillo, S.; Polo, A.; Esmeral, M.; Reconfigurable Computing and FPGAs, 2005. ReConFig 2005. International Conference on 28-30 Sept. 2005 Page(s):23 - 23 Digital Object Identifier 10.1109/RECONFIG.2005.14 AbstractPlus Full Text: PDE(232 KB) MISSING CANF
, ,	Rights and Permissions 22. A programmable DSP architecture for wireless communication systems
1 \$	Kamalizad, A.; Tabrizi, N.; Bagherzadeh, N.; Hatanaka, A.; <u>Application-Specific Systems, Architecture Processors, 2005, ASAP 2005, 16th IEEE International</u> 23-25 July 2005 Page(s):231 - 238 Digital Object Identifier 10.1109/ASAP.2005.9
	AbstractPlus Full Text: PDF(288 KB) ISSE CRF Rights and Permissions
	23. An FPGA-Based Floating-Point Jacobi Iterative Solver Morris, G.R.; Prasanna, V.K.; Parallel Architectures Algorithms and Networks, 2005, ISPAN 2005, Proceedings, 8th International 07-09 Dec. 2005 Page(s):420 - 427 Digital Object Identifier 10.1109/ISPAN.2005.18
	AbstractPlus Full Text: <u>PDE</u> (320 KB) ISSE CNF Rights and Permissions
	24. Functionality Distribution for Parallel Rendering Rajagopalan, R.; Goswami, D.; Mudur, S.P.; Parallel and Distributed Processing Symposium, 2005. Proceedings, 19th IEEE International 04-08 April 2005 Page(s):18 - 18 Digital Object Identifier 10.1109/IPDPS.2005.232
	AbstractPlus Full Text: <u>PDF(</u> 288 KB) ISSE CRF Rights and <u>Permissions</u>
	25. Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-s Yoonjin Kim; Kiemb, M.; Park, C.; Jinyong Jung; Kiyoung Choi; Design, Automation and Test in Europe. 2005. Proceedings 2005 Page(s):12 - 17 Vol. 1

© Copyright 2006 ⊞

Digital Object Identifier 10.1109/DATE.2005.260 AbstractPlus | Full Text: PDF(208 KB) REES ONF

Rights and Permissions



Home | Legin | Legish | Access information | Alc

Welcome United States Patent and Trademark Office

Search Results EROWSE SEARCH

IEEE XPLORE GUIDE

Your search	matched 46 of 438 documents.	page, sorted by Relevance in Descending order.
» Search Opt	tions	Modify Search
View Session	n History	((((((((reconfig*, configur*) <and> (pipe*))<in> metadata))<and> (different * or distinct*</and></in></and>
New Search		Check to search only within this results set
		Display Format:
» Key		
IEEE JNL	IEEE Journal or Magazine	view selected items Select All Deselect All
iee Jnl	IEE Journal or Magazine	,
ieee Cnf	IEEE Conference Proceeding	26. SMTp: an architecture for next-generation scalable multi-threading
iee Cnf	IEE Conference Proceeding	Chaudhuri, M.; Heinrich, M.; <u>Computer Architecture, 2004. Proceedings, 31st Annual international Symposium on</u>
CITE SIB	IEEE Standard	19-23 June 2004 Page(s):124 - 135
		Digital Object Identifier 10.1109/ISCA.2004.1310769 AbstractPlus Full Text: PDF(391 KB) ISSE CNF
		Rights and Permissions
		27. A field programmable bit-serial digital signal processor Rahim, S.A.; Turner, L.E.; System-on-Chip for Real-Time Applications, 2004 Proceedings, 4th IEEE International Workshop of 19-21 July 2004 Page(s):295 - 298 AbstractPlus Full Text: PDF(263 KB) IEEE CNF
		Rights and Permissions
		28. High-level optimization of pipeline design Campbell, J.P.L.; Day, N.A.; High-Level Design Validation and Test Workshop, 2003. Eighth IEEE international 2003 Page(s):43 - 48 Digital Object Identifier 10.1109/HLDVT.2003.1252473
		AbstractPlus Full Text: PDF (453 KB) ISSE CNF Rights and Permissions
		29. Picking statistically valid and early simulation points Perelman, E.; Hamerly, G.; Calder, B.; Parallel Architectures and Compilation Techniques, 2003. PACT 2003. Proceedings. 12th Internation 27 Sept1 Oct. 2003 Page(s):244 - 255 Digital Object Identifier 10.1109/PACT.2003.1238020 AbstractPlus Full Text: PDE(356 KB) 经程度 CRF
		Rights and Permissions 30. Compiler-generated communication for pipelined FPGA applications
·	. • .	Ziegler, H.E.; Hall, M.W.; Diniz, P.C.; Design Automation Conference, 2003, Proceedings 2-6 June 2003 Page(s):610 - 615
		AbstractPlus Full Text: PDE(693 KB) ISEE CNF

Rights and Permissions

		31.	Reconfigurable Viterbi decoding using a new ACS pipelining technique Zhu, Y.; Benaissa, M.; Application-Specific Systems, Architectures, and Processors, 2003. Proceedings, IEEE Internation; 24-26 June 2003 Page(s):360 - 368
			AbstractPlus Full Text: PDF(265 KB) IEEE CNF Rights and Permissions
		32.	Unified radix-4 multiplier for GF(p) and GF(2_n) Au, LS.; Burgess, N.; Application-Specific Systems. Architectures. and Processors. 2003. Proceedings. IEEE Internation: 24-26 June 2003 Page(s):226 - 236
•			AbstractPlus Full Text: PDF(331 KB) ISSE CNF Rights and Permissions
		33.	Branch predictor design and performance estimation for a high performance embedded mic Sang-hyuk Lee; Il-kwan Kim; Choi, L.; Design Automation Conference. 2003. Proceedings of the ASP-DAC 2003. Asia and South Pacific 21-24 Jan. 2003 Page(s):519 - 522 Digital Object Identifier 10.1109/ASPDAC.2003.1195072
			AbstractPlus Full Text: PDE (492 KB) ISSE CNF Rights and Permissions
	.	34.	Coarse-grain pipelining on multiple FPGA architectures Ziegler, H.; Byoungro So; Hall, M.; Diniz, P.C.; Field-Programmable Custom Computing Machines, 2002, Proceedings, 10th Annual IEEE Sympos 22-24 April 2002 Page(s):77 - 86 Digital Object Identifier 10.1109/FPGA.2002.1106663
			AbstractPlus Full Text: PDE(1941 KB) :EEE CNF Rights and Permissions
		35.	Automatic verification of in-order execution in microprocessors with fragmented pipelines a functional units Mishra, P.; Tomiyama, H.; Dutt, N.; Nicolau, A.; Design, Automation and Test in Europe Conference and Exhibition, 2002, Proceedings 4-8 March 2002 Page(s):36 - 43 Digital Object Identifier 10.1109/DATE.2002.998247
			AbstractPlus Full Text: PDF(348 KB) ISSE CNF Rights and Permissions
		36,	Architecture exploration of parameterizable EPIC SOC architectures Halambe, A.; Cornea, R.; Grun, P.; Dutt, N.; Nicolau, A.; Design, Automation and Test in Europe Conference and Exhibition 2000, Proceedings 27-30 March 2000 Page(s):748 Digital Object Identifier 10.1109/DATE.2000.840881
			AbstractPlus Full Text: PDF(20 KB) IEEE CNF Rights and Permissions
		37.	Decoupling local variable accesses in a wide-issue superscalar processor Sangyeun Cho; Pen-Chung Yew; Gyungho Lee; Computer Architecture, 1999. Proceedings of the 26th International Symposium on 2-4 May 1999 Page(s):100 - 110 Digital Object Identifier 10.1109/ISCA.1999.765943
			AbstractPlus Full Text: PDE (796 KB) KERS CINF Rights and Permissions
		38.	Application of reconfigurable CORDIC architectures Mencer, O.; Semeria, L.; Morf, M.; Delosme, JM.; Signals, Systems & Computers, 1998, Conference Record of the Thirty-Second Asilomar Conference

Digital Object Identifier 10.1109/ACSSC,1998.750850 AbstractPlus | Full Text: PDE(416 KB) IMME CNF Rights and Permissions 39. A scaleable FIR filter using 32-bit floating-point complex arithmetic on a configurable compι Walters, A.; Athanas, P.; FPGAs for Custom Computing Machines, 1998, Proceedings, IEEE Symposium on 15-17 April 1998 Page(s):333 - 334 Digital Object Identifier 10.1109/FPGA.1998.707941 AbstractPlus | Full Text: PDF(24 KB) | KEELE CINF Rights and Permissions 40. The systolic array genetic algorithm, an example of systolic arrays as a reconfigurable design Bland, I.M.: Medson, G.M.: FPGAs for Custom Computing Machines, 1998, Proceedings, IEEE Symposium on 15-17 April 1998 Page(s):260 - 261 Digital Object Identifier 10.1109/FPGA.1998.707907 AbstractPlus | Full Text: PDE (96 KB) | III EIE CNF Rights and Permissions 41. ASIC design of a microcontroller with power management unit Seung-Il Sonh; Hun-Mo Yang; Jong-Ick Lee; Moon-Key Lee; Semiconductor Conference, 1998, CAS '98 Proceedings, 1998 International Volume 1, 6-10 Oct. 1998 Page(s):159 - 162 vol.1 Digital Object Identifier 10.1109/SMICND.1998.732324 AbstractPlus | Full Text: PDF(352 KB) IEEE CNF Rights and Permissions 42. Effect of architecture configuration on software reliability and performance estimation Mei-Hwa Chen; Mei-Huei Tang; Wen-Li Wang; Application-Specific Software Engineering Technology, 1998, ASSET, 98, Proceedings, 1998 IEEE 26-28 March 1998 Page(s):90 - 95 Digital Object Identifier 10.1109/ASSET.1998.688240 AbstractPlus | Full Text: PDF(168 KB) IEEE CRF Rights and Permissions 43. ATM traffic shaper: ATS \Box Diaz, J.C.; Plaza, P.; Crespo, J.; Design Automation and Test in Europe, 1998, Proceedings 23-26 Feb. 1998 Page(s):96 - 101 Digital Object Identifier 10.1109/DATE.1998.655842 AbstractPlus | Full Text: PDF(400 KB) ISSE CNF Rights and Permissions 44. Two widely-different architectural approaches to computer image generation Park, H.W.; Eo, K.S.; Kim, D.L.; Choi, B.K.; Kim, Y.; Alexander, T.; Visualization, 1991, Visualization '91, Proceedings, IEEE Conference on 22-25 Oct. 1991 Page(s):42 - 49 Digital Object Identifier 10.1109/VISUAL.1991.175776 AbstractPlus | Full Text: PDF(688 KB) ISEE CNF Rights and Permissions 45. Generating synchronous timed descriptions of digital receivers from dynamic data flow syst configuration Zepter, P.; Grotker, T.; European Design and Test Conference, 1994. EDAC. The European Conference on Design Autom Test Conference, EUROASIC, The European Event in ASIC Design, Proceedings.

Volume 1, 1-4 Nov. 1998 Page(s):182 - 186 vol.1

28 Feb. - 3 March 1994 Page(s):672

Digital Object Identifier 10.1109/EDTC.1994.326923

AbstractPlus | Full Text: PDE(80 KB) 接触 CNF Rights and Permissions

46. Application-specific Heterogeneous Multiprocessor Synthesis using Extensible Processors

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems : Accepted for fu

Volume PP, Issue 99, 2005 Page(s):1 - 1

Digital Object Identifier 10.1109/TCAD.2005.858269

AbstractPlus | Full Text: PDE(464 KB) | III EE JRN.

Help Contact Us Privac

& Copyright 2006 (£

Minspec*